A double-differential-input/differential-output fully complementary and self-biased asynchronous CMOS comparator

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Double-differential-input / Differential-output Fully Complementary and Self-biased Asynchronous Cmos Comparator

Abstract: A novel fully complementary and fully differential asynchronous CMOS comparator architecture, that consists of a two-stage preamplifier cascaded with a latch, achieves a sub-100 ps propagation delay for a 50mVpp and higher input signal amplitudes under 1.1V supply and 2.1mW power consumption. The proposed voltage comparator topology features two differential pairs of inputs (four in t...

متن کامل

A CMOS Inverter-Based Self-biased Fully Differential Amplifier

A CMOS self-biased fully differential amplifier is presented. Due to the self-biasing structure of the amplifier and its associated negative feedback, the amplifier is compensated to achieve low sensitivity to process, supply voltage and temperature (PVT) variations. The output common-mode voltage of the amplifier is adjusted through the same biasing voltages provided by the common-mode feedbac...

متن کامل

Two novel fully complementary self-biased CMOS differential amplifiers - Solid-State Circuits, IEEE Journal of

[I21 amplifier-based nonlinear function syntheses,” IEEE J . SolidState Circuits, vol. 24, pp. 1576-1586, Dec. 1989. K. K. Clarke and D. T. Hess, Communication Circuits: Analysis and Design. Reading MA: Addison Wesley, 1978. A. Rodriguez-VBzquez, B. Linares-Barranco, J. L. Huertas, and E. SBnchez-Sinencio, “On the design of voltage controlled sinusoidal oscillators using OTAs,” IEEE Trans. Circ...

متن کامل

A 60-MHz 150-μV Fully-Differential Comparator

The overall performance of two-step flash A/D converters hinges on the second-stage fine comparator. This paper descibes the design of a 60 MHz fully differential comparator, intended for use in a 12-bit two-step flash converter. The comparator consists of four pre-amplifier stages followed by a regenerative latch. It uses a combination of output offset cancelation and input offset cancelation ...

متن کامل

Fully depleted and backside biased monolithic CMOS image sensor

We are presenting a novel concept for a fully depleted, monolithic, pinned photodiode CMOS image sensor using reverse substrate bias. The principle of operation allows the manufacture of backside illuminated CMOS sensors with active thickness in excess of 100 μm. This helps increase the QE at near-IR and soft X-ray wavelengths, while preserving the excellent characteristics associated with the ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Facta universitatis - series: Electronics and Energetics

سال: 2014

ISSN: 0353-3670,2217-5997

DOI: 10.2298/fuee1404649m